Abstract
There has been much interest in the use of formal techniques for the design and analysis of systolic arrays. One important aspect of analysis of systolic array is the correctness problem.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
