Abstract
Microprocessor design continues to be driven by the economics of Moore's Law. Each new process generation doubles the number of transistors available to microprocessor architects and designers. Design complexity continues to increase, and so does verification complexity, in order to keep microprocessor performance scaling up with Moore's Law. Moving forward, we are facing even tougher challenges associated with the power scaling and reliability issues of future transistor devices. To build high performance, power efficient, reliable microprocessors using unreliable devices, we have to take a holistic approach, and deliver innovative technology solutions across the entire stack: circuit, micro-architecture, architecture, platform, and embedded software. Here we examine several future design trends and their implications on verification.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
