Abstract
A linear time-invariant phase-domain phase-locked loop (PLL) model including the effects of thermal and flicker (1/f) noise sources is devised. Phase noise from the frequency dividers, loop oscillators, and oscillator buffering is modeled. Flicker noise is shown to be of major significance for the accurate characterization of DVB-T/H terminals integrated in contemporary CMOS processes. For obtaining an optimal voltage-controlled oscillator (VCO) in a PLL loop for DVB-T/H receivers, a phase noise trade-off for the VCO thermal and flicker noise contributions is derived. Link-level performance evaluation is carried out to validate the stipulated trade-off.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
