Abstract
A stable LDO (Low Drop-Out linear regulator) using VCCS (Voltage Control Current Source) is presented. The LDO is designed and implemented on GF 2P4M 0.35μm CMOS technology. Compared with previous compensation scheme, VCCS can implement a real stable LDO with a small on-chip capacitor of 1pF, whose stability is not affected by the variable ESR (Equivalent Series Resistor). The united gain frequency can achieve 1.5MHz, improving the transient response. Test result shows that the LDO is stable over the full load current, with a maximum output current of 100mA.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
