Abstract

This article describes the influence of the process fluctuations such as the critical dimension (CD) variation on the interconnect capacitance C and RC delay. It is found that there is a tradeoff between C and RC delay variations because of the fringing capacitance. A new interconnect design guideline to reduce C and/or RC delay variations is proposed.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call