Abstract
This paper describes a simple algorithm for the design of logic functions using multiplexers. The method relies on the elimination of two or more literals from the set of literals to be connected to the data-select inputs of the multiplexer. Some possible savings in cost using residual gates may be obtained using the same technique.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
