Abstract
Early validation of fault tolerance is essential in developing dependable computer systems. The authors have defined a strategy for testing fault tolerance mechanisms, integrated it into the design process, and developed fault injection techniques for VHDL models that are supported by a generic tool.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.