Abstract
A method of using dynamic RAM chips is described that may result in a significant reduction in their access and cycle time, at the expense of some extra control logic. This reduction is achieved by not having to perform a row access. This paper deals first with the properties of dynamic RAMs and the relevant terminology. The basics of caches are introduced and applied to dynamic RAMs. An implementation example is given and the improvement in access and cycle time is analysed.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
