Abstract
3D chip integration processes use thinned silicon wafers in conjunction with through silicon vias. Polyimide adhesives are evaluated for use as temporary and permanent adhesives to enable handling of thinned wafers and subsequent bonding into 3D stacks. These adhesives are found to have a combination of thermal and mechanical properties and processing capabilities required for 3D chip integration applications.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Journal of Microelectronics and Electronic Packaging
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
