Abstract
Reversible logic is becoming more and more prominent as the technology sets higher demands on heat, power, scaling and stability. The ideal theoretical reversible gate consumes zero energy and is able at any time to undo the current step or function. Multiple-valued logic has the advantage to transport and evaluate higher bits each clock cycle than binary. And as we demonstrate in this paper, combining these to disciplines we can construct powerful multiple-valued reversible logic structures. Measurements from a fabricated chip and simulation results are included.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
