Abstract

Using virtual prototyping (VP) design tool to evaluate power converter electro-thermal performance can help designers to validate prototype in a quick way. However, different system time-scale requires efficient electro-thermal simulation techniques. Thus, an approach by using average power losses of one switching cycle is presented in the paper to decouple electrical and thermal simulation so as to evaluate the influence of the parasitic inductance on device junction temperature quickly. This approach is validated by comparing with a method to obtain device junction temperature by using instantaneous power losses. By implementing it in the VP design tool, where a SiC-MOSFET behavioural model is developed and validated, it is shown the parasitic inductance influence on power converter electro-thermal waveforms. Thus, designers can evaluate power converter electro-thermal performance more quickly than other commercial software.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.