Abstract

The Micro Telecommunications Computing Architecture (MTCA) standard is widely used in developing advanced data acquisition and processing solutions in the big physics community. The number of applications implemented using commercial Advanced Mezzanine Cards (AMC) using AMD-Xilinx and Intel® Field Programmable Gate Array (FPGA) systems on chips is growing due to the flexibility and scalability of these reconfigurable hardware devices and their suitability to implement intelligent applications using artificial intelligence and machine learning techniques. The paper presents the specific design methodologies for hardware acceleration proposed by both FPGA manufacturers. Comparative results are obtained from two different software/hardware setups using two different AMCs, one based on Intel® FPGA Arria 10 and another based on Xilinx ZynqMP. The paper illustrates the process of how to modify the board support package, required by the hardware acceleration methodology, to implement the JESD204B and Low-Voltage Differential Signaling (LVDS) interfaces with the FPGA Mezzanine Card (FMC) modules containing the ADCs, to prepare the AMC cards to implement such kind of applications. The data acquisition and processing implementation inside these reference designs, with both languages OpenCL and High-Level Synthesis (HLS), is described. An important feature, needed for many applications in the big physics field, is the interface with the Experimental Physics and Industrial Control System (EPICS) software framework using the ITER Nominal Device Support framework, which is briefly described.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call