Abstract
Since the first report that the use of regioregular conjugated polymer semiconductors results in significantly improved device performance in field-effect transistors (FETs), research into polymer FETs such as novel material development, fabrication processes optimization and device architectures employment has been focused [1-2]. One of such attempts is dual-gate configuration based polymer FETs. In a dual-gate device, the semiconductor active layer is sandwiched between two separate dielectrics and carrier concentration or the channel conductivity can be effectively controlled through the voltages applied independently to the top and bottom gate electrodes. Dual-gate devices have been investigated to obtain improved performance such as higher on-current, increased on-off current ratio and decreased threshold voltage [3-4].
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
