Abstract
A frequency divider with a very low dc power consumption of 3 mW is demonstrated using 0.15 <formula formulatype="inline" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><tex Notation="TeX">$\mu{\rm m}$</tex></formula> GaAs pHEMT technology at W-band. The frequency divider is based on an injection lock topology using a cascode field effect transistor (FET) structure. For low-power operation, the oscillator is configured in series-feedback topology using the upper FET as a gain cell and the lower FET as a capacitive feedback element. An impedance-transforming transmission line is inserted between the two FET's to further reduce the dc power consumption. Besides, the locking range is enhanced by adding varactor tuning at the gate of the upper FET. When the input power of 0 dBm is applied, the frequency divider operates at 77 GHz with an output power of <formula formulatype="inline" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><tex Notation="TeX">$-20 ~{\rm dBm}$</tex></formula> in a bandwidth of 4.2 GHz (5.5%) while consuming only 3 mW from 1 V power supply. Overall bandwidth with varactor tuning is from 68.4 to 82.0 GHz (13.6 GHz, 18.1%). To our knowledge, the measured power consumption of the presented frequency divider is among the lowest from the reported W-band frequency dividers.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
