Abstract
Proposed is a new, efficient design of a hybrid full adder cell combining two logic styles and a negative differential resistance device realised in a fully depleted silicon on insulator double-gate MOSFET technology. Simulation results show significant (70%) power savings for asymmetric gate work-function and independent gate control full adders with respect to standard CMOS circuits, with lower device count and comparable delay figures.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.