Abstract
Spot PIN photodiodes were integrated without any process modifications in a high-voltage 0.18 μm CMOS technology. These photodiodes are a combination of vertical and lateral PIN photodiodes using the P+ bulk wafer and a P-type ring at the surface as anodes. Devices with N+ cathode and N+/N-well cathode are compared. A small N+/N-well cathode spot reduces the capacitance to 1.47 fF and the N+ cathode spot leads to a capacitance of 1.07 fF. The light sensitive area of these photodiodes is 707 μm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> . Simulated electric field distributions show the full depletion of the spot PIN photodiodes. Responsivities from 0.12 A/W to 0.16 A/W and from 0.50 A/W to 0.52 A/W for 405 nm and 675 nm, respectively, are achieved. The measured bandwidths for 675 nm light are from 520 MHz to 690 MHz at reverse biases from 15 V to 30 V.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Similar Papers
More From: IEEE Photonics Journal
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.