Abstract
A low-power, high-linearity, high-charge handling capability two-stage ADC-based 384 × 288 size digital readout integrated circuits (ROIC) for infrared focal plane arrays are presented. A novel high-speed, low-power-consumption comparator structure is proposed in this work. Moreover, the two-stage ADC combines the pulse frequency modulation (PFM)-based pixel-level ADC and fine quantify module, improving the charge handling capability and the linearity of the readout circuit. The ROIC with 25 μm pixel pitch has been realised in 0.18 μm 1P6M CMOS process. The power consumption of the two-stage ADC is 50 μW. The charge handling capability of the pixel is 2.3 Ge - and the non-linearity of the proposed circuit is 0.09%.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
