Two Efficient Ternary Adder Designs Based On CNFET Technology

Abstract

Full Adder is one of the essential circuits among the various processing elements used in VLSI and other technologies circuits. Because they are mainly employed in other arithmetic circuits, such as multi-digit adders, subtractors, and multipliers. This paper proposes two efficient ternary full adders based on Carbon Nanotube Field-Effect Transistor (CNFET) technology. Using the adjustable nanotube diameter in CNFETs, these adders utilize arbitrary threshold voltages so that arithmetic operations can be performed with a radix of 3. For performance analysis, the proposed adder circuits are simulated in HSPICE with 32nm CNFET technology. In these simulations, different inputs are applied at different frequencies with different load capacitances placed at the output. Simulation results have shown that the proposed adders not only improved the speed, power consumption, and Power Delay Product (PDP) of the existing state-of-the-art designs but also improved the design complexity by reducing the number of transistors contained within the circuit.