Abstract

This paper presents a floating resistor employing CIDITA (current inverting differential input transconductance amplifier). The proposed floating resistor is based on CMOS technology of 0.18 μm. For the realization of this floating inductor, two CIDITA have been cascaded together, no other passive elements are used, giving advantage of reduced chip area and hence reduced losses. The given circuit topology has an advantage of realizing both positive and negative resistors. This paper presents a simple circuitry of floating resistor in which the value of resistance can be tuned by adjusting the gate voltage of MOSFET. The PSpice simulation result shows constant resistance of 1.6 KΩ for frequency bandwidth of 1 Hz to 1 MHz, with supply voltage of ±1.25 volts.

Highlights

  • The use of passive resistors is generally avoided while implementing precision based analog integrated CMOS circuits

  • This paper presents a floating resistor employing current inverting differential input transconductance amplifier (CIDITA)

  • This paper presents a simple circuitry of floating resistor in which the value of resistance can be tuned by adjusting the gate voltage of MOSFET

Read more

Summary

Introduction

The use of passive resistors is generally avoided while implementing precision based analog integrated CMOS circuits. This paper has proposed a novel approach to realize a floating resistor using modern active building block CIDITA. As it is a current mode based active building block, it has several advantageous features when compared with voltage mode. If the single input transconductance amplifier in CITA is replaced by differential input transconductance amplifier, CIDITA (current inverting differential input transconductance amplifier) is obtained It was discussed first of all in [18]; its CMOS implementation and characteristic parameters have been discussed in [19]. For CMOS implementation, CIDITA uses lesser number of transistors and consumes less power than above mentioned two active building blocks [20] [21]

Block Description
Simulation Results
Conclusion
Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.