TTHLS: an HLS tool for testable hardware generation

Abstract

This paper presents a new methodology to incorporate testability to Technology driven high-level synthesis, which is a customized high level synthesis approach based on the target technology. This new methodology called testable technology driven high-level synthesis, generates testable hardware from the corresponding HDL input. Testability incorporation at this higher abstraction, using this integrated approach, proves to be better in terms of area and power consumption than the conventional approaches. The experimental results for the examples considered here prove that the proposed method can reduce up to 9.38% in terms of silicon area and 1.89% in terms of power consumption.