Abstract

AbstractThin film transistors (TFTs) based on amorphous oxide semiconductors (AOS) are promising candidates for panel displays. However, the trade‐off between mobility and reliability in AOS‐TFTs hinders their further applications in next‐generation display techniques and newly developed logic and memory circuits. Here, a structural strategy is proposed for the mobility‐reliability trade‐off, via a triple‐layer channel containing a Ga‐free high‐mobility layer (amorphous InSnZnO, a‐ITZO) sandwiched by two Ga‐rich layers (amorphous InGaZnO, a‐IGZO) with higher reliability. Gate‐induced carrier accumulation is verified mainly being energetically confined within the high mobility a‐ITZO layer, at the newly defined a‐ITZO/a‐IGZO interface. Compared to single layer a‐ITZO‐TFTs, triple‐channel a‐IGZO/a‐ITZO/a‐IGZO TFTs (GTG‐TFTs) exhibit outstanding stability and electrical transport performances, with suppressed positive/negative‐bias‐stress voltage shifts from 1/0.3 to 0.1/0.004 V, enhanced field effect mobility from ≈40 to 56 cm2V−1s−1, and optimized sub‐threshold swing down to 80 mV dec−1. Further numerical simulations and charge transport characterizations, including magnetotransport and gate‐induced Hall effect, indicate that charge transport in tri‐layer structure is less affected by energetic disorders present at gate insulator interfaces.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.