Abstract

The factors limiting channel mobility in AlSiO/p‐type GaN metal–oxide–semiconductor (MOS) field‐effect transistors are examined by performing Hall‐effect measurements in conjunction with a gate bias, with and without a thin AlN interlayer. In the absence of this interlayer, the free carrier concentration associated with the Hall effect is significantly reduced compared with the net gate charge density estimated from capacitance–voltage data, indicating that electrons are trapped to a significant extent at the MOS interface. These interface traps are found to have an energy ≈20 meV above the Fermi level in strong inversion based on temperature‐dependent Hall effect data. The insertion of a 0.8 nm‐thick AlN interlayer eliminates charge trapping such that almost all gate charges are mobile. The mobility components could be divided into types based on their effect on the effective electric field perpendicular to the channel. Coulomb scattering centers resulting from interface states are evidently reduced by inserting the AlN interlayer, which also enhances the channel mobility to over 150 cm2 V−1s−1.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.