Abstract

The first concern of this paper is to explore the possibilities for performance and complexity improvements in speculative chip multiprocessors. To this end, it analyses integrated speculation and coherence protocols in current chip multiprocessors and identifies four areas (hardware overhead, software overhead, bursty traffic on thread commit, and replacement policy) where some improvements can be made. Conclusions of this analysis have inspired some decisions in a new proposal which is briefly sketched in the rest of the paper.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.