Abstract
In circuit design the optimal assignment of component nominal values and tolerances is usually carried out supposing that the acceptability region is monodimensionally convex. A method is proposed, based on minimisation techniques, for verifying the validity of a solution obtained under this hypothesis. The same method can also be used for tolerance reassignment when the verification result is negative.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.