Abstract
A significant upgrade of the LHCb detector is scheduled to be installed in 2018–2019. Afterwards all sub-detectors will be read out at the LHC bunch crossing frequency of 40 MHz and the trigger will be fully implemented in software. The silicon strip vertex detector will be replaced by a hybrid pixel detector. In these proceedings the following items are discussed: frontend ASIC, data rates, data transmission, cooling, radiation hard sensors, module design and simulated performance.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
