Abstract
A method is described whereby conventional d.c. electronic analogue computing units are used in conjunction with a resistance network to solve partial differential equations. These computing units are connected to the network nodes and supply automatically the required feed-in currents. The procedure eliminates iterative or trial-and-error adjustments, without impairing appreciably the high accuracy obtainable with resistance network analogues.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
