Abstract

Summary form only given. The Sequoia computer utilizes a modular, tightly-coupled multiprocessor architecture, with hardware fault detection and software fault recovery to achieve high degrees of reliability, availability, and data integrity. The computer comprises from one to 64 processor elements (PE), and from two to 128 memory elements (ME) and I/O processing elements (IOE). Configurations can be tailored to meet the needs of the applications. Each processor element consists of two CPUs running in lockstep, with 256 kb of non-write-through cache. The non-write-through cache is the foundation of the fault-tolerant operation of the system. Each processor performs its work locally within its cache, periodically checkpointing its state to main memory. Each memory element consists of 16 Mb of memory, protected by ECC (error checking and correction), and 1024 test-and-set locks used to synchronize processor updates to shared data structures within the operating system. Writable data is shadowed in main memory; the data is stored on two different memory elements. Each I/O processing element consists of CPUs running in lockstep, with 2 Mb of local memory. The I/O processors are connected to an IEEE-standard 796 bus (the Multibus), which serves as an I/O bus connecting the IOE to up to 16 peripheral controllers of any type. >

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call