Abstract
This paper describes a VHDL high-level synthesis system HLS/BIT with the emphasis on its register-transfer level (RTL) binding and technology mapping subsystem that adopts an intelligent technique to build the intelligent binding component library (IBCL). The component instantiated mechanism and the knowledge-based approach to RTL technology mapping are also presented.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
