Abstract
The influence of various procedures of Boolean function system minimization on the complexity of regular circuits of programmable logic arrays and irregular circuits that are synthesized in the design library of Gate Array, is investigated experimentally.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
