Abstract
The impact of high-k gate dielectrics and fringing induced barrier lowering (FIBL) effects on a nano double gate MOSFET is studied over a wide range of dielectric permittivity using ballistic quantum simulation. The simulations are based on self-consistent solution of 2D Poisson equation and Schrodinger equation with open boundary conditions, within the Non-equilibrium Green's Function formalism. The numerical results show that the use of high-k gate at fixed equivalent oxide thickness (EOT), deteriorates the short channel effects due to FIBL effect. We show that the FIBL can be effectively suppressed by using underlapped source/drain region.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
