Abstract
This paper demonstrates the influence and improvement of deep trench (DT) isolation, and bipolar sub-collector on CMOS latchup in a 0.13 /spl mu/m CMOS-based 200/285 GHz (f/sub T//f/sub max/) SiGe HBT technology.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.