Abstract

We have examined 200mm GaN on silicon wafers, while varying the AlN nucleation temperature, and have found that higher temperatures result in a more convex bow on the wafers. In addition, by performing full wafer defect mapping, we have found that a higher nucleation temperature results in a higher density of inverted pyramid defects, which have previously been found to reduce the breakdown voltage of GaN on silicon layers.We have performed electrical measurements on a wafer with the lowest temperature AlN layer, which is still within our bow specification, and which therefore has the lowest density of inverted pyramid defects. This wafer showed the same leakage current density for both very small and very large test structures (2×10−3 and 18.7mm2 respectively), with all but one of our large structures maintaining a breakdown voltage greater than 700V. This is a very promising result for high yield of devices on 200mm GaN on silicon wafers.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.