Abstract
This paper demonstrates the thermal analysis of the modern Fin-FET transistor manufactured in 12nm technology node. The analyzed structure is based on the microchip which was developed by Samsung Group and which was applied in modern electronic structures using the 14nm Samsung Low Power Early technology. The investigated structure consists of the fourfold Fin-FET transistor and contains its ambient. Moreover, the different dynamics of the temperature changing is demonstrated what is the significant issue in power management. The explanation of the character of the crystal lattice, in which distances between nodes are smaller than the average length of the phonon free path, is included. The technical specification of the investigated structure as well as die layers and their material parameters are described. Furthermore, the description of the prepared thermal model is demonstrated. The temperature simulations are carried out using the Finite Difference Method. The simulation results are presented and discussed in detail.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
