Abstract
Space vector pulse width modulation (SVPWM) control technology could obtain quasi circular rotating magnetic field by switching the space voltage vector of the inverter. Under the condition of low switching frequency, the performance of AC motor was better than that of sine wave pulse width modulation. When this technology was applied to inverter control system, better output voltage waveform could be obtained than conventional six step waveform. And in order to further improve the control performance of the motor, it was very necessary to design SVPWM waveform generator. The design of SVPWM waveform generator based on Complex Programmable Logic Device and Digital Signal Processing (CPLD_DSP) was introduced in the article. The main idea of SVPWM was to synthesize reference voltage vector by switching space voltage vector of inverter. Time holding data and sector number could be calculated from coordinate switch of Voltage gathered from inverter by DSP. And the data was sent into CPLD. SVPWM waveform was generated by state machine programed in VHDL. Finally program was download in CPLD chip named EPM1270T144C5N. The transformation from time signal to SVPWM switch signal was finished successfully. The three phrase output signal had good coherence. Thus the controlling function of the motor control system was improved in a certain extent.
Highlights
The research based on the Space vector pulse width modulation (SVPWM) waveform generator once became a research hotspot of scholars at home and abroad [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15]
A adaptive SVPWM algorithm was presented by Mokhtar Aly in renewable energy applications [3]
The pure digital motor control system composed of CPLD and DSP could achieve higher control accuracy
Summary
The research based on the SVPWM waveform generator once became a research hotspot of scholars at home and abroad [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15]. The pure digital motor control system composed of CPLD and DSP could achieve higher control accuracy. The use of DSP's powerful computing power combined with CPLD's pure hardware parallel logic control function could ensure the accuracy and speed of SVPWM waveform, and ensure the consistency of the output of multiple control signals, while using CPLD to achieve SVPWM waveform could greatly save the port resources of the DSP and improve the working efficiency of the DSP, thereby realizing the improvement of the working efficiency of the system
Sign-in/Register to view highlights & summary Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
