Abstract
The impact of process defects on the emitter-coupled-logic (ECL) power-delay product has been evaluated. We have developed modelling equations including process defects in the delay analysis. The delay equation provides an insight into the sensitivity of various process defects on the ECL gate delay. The testing model equations are physics-based and can be generalized to digital circuits other than ECL.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
