Abstract

In this paper we propose a new deterministic automatic test pattern generator (ATPG) for the stuck-at faults of the combinational representation (CR) of asynchronous sequential digital circuits (ASDCs). The modified FAN algorithm is applied to this CR to generate the test patterns. The FAN was extended to handle the complex gates and to be able to work with the CR of ASDCs. The ATPG was tested over a set of benchmark circuits. The test patterns from the presented ATPG will be used in the future to generate the sequence of test patterns for the ASDCs.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.