Abstract
The IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture provides access to internal module networks required for mtercomect testmg in cases where physical access is lirmted or not possible. Consequently, test generation tools must be adapted to support boundary scan test techniques. This paper describes an automated test pattern generation process that has been developed for producing interconnect test data for simple and complex 1149.1 implementations.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
