Abstract

The CMS Binary Chip (CBC) is a prototype version of the front-end read-out ASIC to be used in the silicon strip modules of the CMS outer tracking detector during the high luminosity phase of the LHC. The CBC is produced in 130nm CMOS technology and bump-bonded to the hybrid of a double layer silicon strip module, the so-called 2S-pT module. It has 254 input channels and is designed to provide on-board trigger information to the first level trigger system of CMS, with the capability of cluster-width discrimination and high-pT track identification. In November 2013 the first 2S-pT module prototypes equipped with the CBC chips were put to test at the DESY-II test beam facility. Data were collected exploiting a beam of positrons with an energy ranging from 2 to 4GeV. In this paper the test setup and the results are presented.

Highlights

  • For the High Luminosity LHC (HL-LHC), a major upgrade is planed for the CMS experiment [1]

  • The CMS Binary Chip (CBC) is a prototype version of the front-end read-out ASIC to be used in the silicon strip modules of the CMS outer tracking detector during the high luminosity phase of the LHC

  • The CBC is produced in 130 nm CMOS technology and bump-bonded to the hybrid of a double layer silicon strip module, the so-called 2S-pT module

Read more

Summary

Introduction

For the High Luminosity LHC (HL-LHC), a major upgrade is planed for the CMS experiment [1]. To cope with the increased rates and occupancies, CMS will replace the current tracking detector with an entirely new system which must be able to withstand the increased radiation corresponding to 3000 fb−1 integrated luminosity and resolve more than 140 collisions per bunch crossing. The upgraded tracking detector is required to provide information to the first level trigger (L1) and to maintain excellent tracking performance. It is foreseen that the future detector modules will provide trigger information by means of an on-board pT discrimination. High-pT tracks (≥ 2 GeV), called stubs, will be isolated from the low-pT background by a programmable correlation logic looking at the coincidence between the clusters on two closely separated silicon sensors of the 2S-pT module [1]. A new chip, the CMS binary chip (CBC) [2], is being designed for this purpose

Chip design overview
The prototype modules
Results
Test beam setup
Cluster efficiency
Stub trigger efficiency
Conclusions
Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call