Technology Mapping of Logic Functions in LUT Blocks

Abstract

The main goal of decomposition is an effective technology mapping of a function in an FPGA. A multioutput function is mapped to logic blocks, which in the simplest case can be simply LUTs. These blocks can carry out any logic function with a limited (usually small) number of variables. The proposed technology mapping is based on choosing cutting lines of BDD.