Abstract

Industry demands that computer engineers have expertise in FPGA prototyping. A broad knowledge of a hardware description language (HDL) such as Verilog or VHDL is no longer sufficient. Industry expects engineers to write RTL-synthesizable code. Unfortunately, many colleges do not teach this material because the HDL is taught as a secondary topic in a digital design course. That approach does not allow sufficient time to cover efficient coding practices, the use of third-party IP and other essential topics. This paper describes an FPGA prototyping course, based on the Verilog HDL, that is completely separate from any digital design course. The prototyping course is supplemented with FPGA vendor application notes, uses industry-standard EDA tools and fully meets industry expectations.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.