Abstract
This paper describes a complete hardware implementation of a 24 channel transmultiplexer employing a digital signal processor. The algorithm for the TDM-FDM translation adopted here is a modification of the FFT and digital polyphase method. The modification is mainly directed towards the reduction of roundoff noise, so that the wordlength of the processor can be minimized. In this case, 16 bits for multiplication with double precision accumulation is found to be sufficient to meet the noise requirements as recommended by CCITT G.792. The above modification enables the implementation of the translation algorithm by a 16 bit parallel type digital signal processor. This processor is designed to be firmware controllable and, thus, has a wide range of applications. The entire 24 channel transmultiplexer comprises 1) four signal processors, each handling 12 channels one way translation including signaling; 2) digital interface part to connect to 1.544 Mbit/s PCM system; and 3) codec and Nyquist filter to connect to two 12 channel FDM systems.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
