Abstract
In this paper, we present two new parallel-in parallel-out systolic array architectures to compute the exponentiation operation for the field GF(2 k ) in a multiple-valued logic (MVL) approach, using the composite field GF((2 2) m ). We compare both circuits with the circuit that use GF(2 k ) as its basis. The proposed circuits require much less amount of chip area, less clock cycles to generate the final output, and are highly regular, thus they are well suited for VLSI.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
