Abstract
The concept of multi-input multi-output systolic array implementation of 2-D linear-phase FIR (finite-impulse response) digital filters is introduced. It has been applied to eight cases of linear-phase FIR digital filters with factors of about four and two savings in implementation complexity, respectively, for four cases of four-quadrant symmetry and for four other cases of two-quadrant symmetry. The resulting architectures are suitable for real-time digital filtering as well as for VLSI implementation. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
