Abstract
The use of B-spline polynomials for the generation and display of smooth curves and surfaces in computer graphics is widely accepted. However, the algorithms to generate such smooth curves and surfaces using B-spline polynomials are compute-intensive. In this paper we propose systolic architectures for B-spline generation and inversion. The systolic architecture for the generation of a degree m B-spline curve is a triangular array requiring m(m + 1) 2 processing cells. A linear array is used for inversion. These architectures have been realized on an experimental hardware using six Intel 8086 microprocessor boards, for cubic B-spline curves. The architectures are studied in detail and performance results are tabulated. It is observed that a speedup of nearly six can be obtained with six processors.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
