Abstract
A hierarchical system design flow was developed to facilitate concurrent development and time-to-market reductions. The system design flow provides for codesign of (embedded) driver software, digital hardware, and analogue hardware. The flow starts from a prosaic functional target specification, which is formally recorded in a system algorithm, in VHDL. Through functional decomposition and partitioning, individual parts of the system algorithm are projected onto software, digital hardware, and analogue hardware design flows, all based on VHDL. The hierarchical flow was applied to the design of channel and source decoding systems for digital video broadcast applications.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.