Abstract
The applicability of system-in-package (SiP) type structures may be limited due to chip-to-chip thermal interactions. Therefore all significant heat sources have to be considered in the design to ensure safe operating temperatures. In this paper, we propose a generic compact thermal model (CTM) synthesis method for multichip packages that takes dynamic chip-to-chip interactions and different boundary conditions into account. The method is demonstrated with a stacked three-dimensional multichip module. Dynamic thermal characteristics of the module are studied by means of detailed finite element simulations and the results are considered as reference data in the synthesis. The CTM is optimized to diverse conditions typical to the application-specific environment, and the accuracy of the model is found sufficient for thermal design purposes.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Components and Packaging Technologies
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
