Abstract
Pass logic circuit topology with restored signal levels has proven to be very effective in realizing logic functions leading to high speed operation with low power dissipation. In this paper, a synthesis method for combinational logic functions is presented. It is based on Reduced Ordered Binary Decision Diagram (ROBDD), and uses a set of seven pass logic cells. The synthesized circuit is generated in the form of SPICE netlist.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callSimilar Papers
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
