Abstract
This paper describes the development of a logic synthesis tool designed specifically to work with a reduced set cell library based primarily on pass logic circuit cells in combination with standard CMOS gates. Circuits synthesized with this tool were compared to circuits synthesized by Synopsys' Design Analyzer using a standard CMOS cell library, for the same benchmarks. An average of 43% improvement in power-delay product has been achieved.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callSimilar Papers
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
