Abstract
Gatemap is a logic synthesis system for digital integrated-circuit design, which automatically generates gate-level circuit implementations from behavioural EllaTM descriptions. These behavioural descriptions may contain a variety of arithmetic, relational and logical operators expressed using the Ella hardware design and description language. A process of syntactic translation is used to convert this input into minimised Boolean equations. Various logic synthesis techniques are then used to implement these equations using technology-specific logic gates. The final output is a variety of netlists suitable for input to gate-level simulators and layout tools. Currently, two CMOS gate-array and one CMOS cell-based process technologies are supported, though further CMOS technologies could be addressed via the provision of the appropriate libraries.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEE Proceedings E Computers and Digital Techniques
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
