Abstract
AbstractThe paper presents a method of settling time minimization in switched capacitor (SC) circuits. This problem has been discussed in recent papers because of high‐frequency applications of SC networks. In comparison with the methods elaborated up to now and limited to biquads, the method presented in this paper can be used for an SC circuit containing an arbitrary number of operational amplifiers coupled together in each switching state and modelled as ideal transconductances. the fifth‐order ladder bilinear SC filter is considered for illustration of the method and SPICE simulations.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: International Journal of Circuit Theory and Applications
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
